

# ● PRINTER RUSH ●

(PTO ASSISTANCE)

Application : 09/662228 Examiner : Opie GAU : 2126

From: CA

Location: IDC FMF FDC

Date: 4/9/05

Tracking #: 06073566 Week Date: 2/7/05

DOC CODE	DOC DATE	MISCELLANEOUS
<input type="checkbox"/> 1449	_____	<input type="checkbox"/> Continuing Data
<input type="checkbox"/> IDS	_____	<input type="checkbox"/> Foreign Priority
<input type="checkbox"/> CLM	_____	<input type="checkbox"/> Document Legibility
<input type="checkbox"/> IIFW	_____	<input type="checkbox"/> Fees
<input type="checkbox"/> SRFW	_____	<input type="checkbox"/> Other
<input type="checkbox"/> DRW	_____	
<input type="checkbox"/> OATH	_____	
<input type="checkbox"/> 312	_____	
<input checked="" type="checkbox"/> SPEC	<u>19/14/00</u>	

[RUSH] MESSAGE: (1) 1449S 116-119 have ser.no./date stamp interference  
+ slightly cut off on left hand side

(2) 1449S 126-128 have illegible text. Please resolve.  
Thank You

5142677 / 5319789 / 5313648 / 5349687 / 5550993 / 6134578  
above patent numbers have same date

[XRUSH] RESPONSE: \_\_\_\_\_  
Corrected  
See Attachment 3

INITIALS: RP

NOTE: This form will be included as part of the official USPTO record, with the Response document coded as XRUSH.

REV 10/04

13 ~~100~~ 1/26/95  
09/662,228

Aug 11 1975  
89/662,228

## SHORT IMMEDIATES

1/26/95  
69/662,228

ABS	1 0 1 1 1 1 1 0 0 0 0 0 0 0 0 0
CMPL	1 0 1 1 1 1 1 0 0 0 0 0 0 0 0 1
NEG	1 0 1 1 1 1 1 0 0 0 0 0 0 0 1 0
PAC	1 0 1 1 1 1 1 0 0 0 0 0 0 0 1 1
APAC	1 0 1 1 1 1 1 0 0 0 0 0 0 1 0 0
SPAC	1 0 1 1 1 1 1 0 0 0 0 0 0 1 0 1
ABPR	1 0 1 1 1 1 1 0 0 0 0 0 0 1 1 0
LBPR	1 0 1 1 1 1 1 0 0 0 0 0 0 1 1 1
SBPR	1 0 1 1 1 1 1 0 0 0 0 0 1 0 0 0
SFL	1 0 1 1 1 1 1 0 0 0 0 0 1 0 0 1
SFR	1 0 1 1 1 1 1 0 0 0 0 0 1 0 1 0
ROL	1 0 1 1 1 1 1 0 0 0 0 0 1 1 0 0
ROR	1 0 1 1 1 1 1 0 0 0 0 0 1 1 0 1
ADD ACCB TO ACCUMULATOR	ADDR 1 0 1 1 1 1 1 0 0 0 0 1 0 0 0 0
ADD ACCB TO ACCUMULATOR WITH CARRY	ADCR 1 0 1 1 1 1 1 0 0 0 0 1 0 0 0 1
AND ACCB WITH ACCUMULATOR	ANDR 1 0 1 1 1 1 1 0 0 0 0 1 0 0 1 0
OR ACCB WITH ACCUMULATOR	ORR 1 0 1 1 1 1 1 0 0 0 0 1 0 0 1 1
ROTATE ACCB AND ACCUMULATOR LEFT	ROLA 1 0 1 1 1 1 1 0 0 0 0 1 0 1 0 0
ROTATE ACCB AND ACCUMULATOR RIGHT	RORA 1 0 1 1 1 1 1 0 0 0 0 1 0 1 0 1
SHIFT ACCB AND ACCUMULATOR LEFT	SFLR 1 0 1 1 1 1 1 0 0 0 0 1 0 1 1 0
SHIFT ACCB AND ACCUMULATOR RIGHT	SFR 1 0 1 1 1 1 1 0 0 0 0 1 0 1 1 1
SUBTRACT ACCB FROM ACCUMULATOR	SUBR 1 0 1 1 1 1 1 0 0 0 0 1 1 0 0 0
SUBTRACT ACCB FROM ACCUMULATOR WITH CARRY	SBBR 1 0 1 1 1 1 1 0 0 0 0 1 1 0 0 1
EXCLUSIVE OR ACCB WITH ACCUMULATOR	XORR 1 0 1 1 1 1 1 0 0 0 0 1 1 0 1 0
STORE ACC IN ACCB IF ACC > ACCR	CRGT 1 0 1 1 1 1 1 0 0 0 0 1 1 0 1 1
STORE ACC IN ACCB IF ACC < ACCR	CRLT 1 0 1 1 1 1 1 0 0 0 0 1 1 1 0 0
EXCHANGE ACCR WITH ACCUMULATOR	EXAR 1 0 1 1 1 1 1 0 0 0 0 1 1 1 0 1
STORE ACCUMULATOR IN ACCB	SACR 1 0 1 1 1 1 1 0 0 0 0 1 1 1 1 0
LOAD ACCUMULATOR WITH ACCB	LACB 1 0 1 1 1 1 1 0 0 0 0 1 1 1 1 1
BRANCH ADDRESSED BY ACC	BACC 1 0 1 1 1 1 1 0 0 0 1 0 0 0 0 0
BRANCH ADDRESSED BY ACC DELAYED	BACD 1 0 1 1 1 1 1 0 0 0 1 0 0 0 0 1
IDLE	IDLE 1 0 1 1 1 1 1 0 0 0 1 0 0 0 1 0
PUSH LOW ACCUMULATOR TO PC STACK	PUSH 1 0 1 1 1 1 1 0 0 0 1 1 0 0 0 0
POP PC STACK TO LOW ACCUMULATOR	POP 1 0 1 1 1 1 1 0 0 0 1 1 0 0 0 1
CALL SUBROUTINE ADDRESSED BY ACC	CALA 1 0 1 1 1 1 1 0 0 0 1 1 0 0 1 0
CALL SUBROUTINE ADDRESSED BY ACC DELAYED	CLAD 1 0 1 1 1 1 1 0 0 0 1 1 0 0 1 1
TRAP TO LOW VECTOR	TRAP 1 0 1 1 1 1 1 0 0 0 1 1 0 1 0 0
TRAP TO LOW VECTOR DELAYED	TRPD 1 0 1 1 1 1 1 0 0 0 1 1 0 1 0 1
EMULATOR TRAP TO LOW VECTOR DELAYED	ETRP 1 0 1 1 1 1 1 0 0 0 1 1 0 1 1 1
RETURN FROM INTERRUPT	RETI 1 0 1 1 1 1 1 0 0 0 1 1 1 0 0 0
RETURN FROM INTERRUPT DELAYED	RTIO 1 0 1 1 1 1 1 0 0 0 1 1 1 0 0 1
RETURN FROM INTERRUPT WITH ENABLE	RETE 1 0 1 1 1 1 1 0 0 0 1 1 1 0 1 0
RETURN FROM INTERRUPT WITH ENABLE DELAYED	RTED 1 0 1 1 1 1 1 0 0 0 1 1 1 0 1 1
GLOBAL INTERRUPT ENABLE	EINT 1 0 1 1 1 1 1 0 0 1 0 0 0 0 0 0
GLOBAL INTERRUPT DISABLE	DINT 1 0 1 1 1 1 1 0 0 1 0 0 0 0 0 1
RESET OVERFLOW MODE	ROVM 1 0 1 1 1 1 1 0 0 1 0 0 0 0 1 0
SET OVERFLOW MODE	SOVM 1 0 1 1 1 1 1 0 0 1 0 0 0 0 1 1
CONFIGURE BLOCK AS DATA MEMORY	CNFD 1 0 1 1 1 1 1 0 0 1 0 0 0 1 0 0
CONFIGURE BLOCK AS PROGRAM MEMORY	CNFP 1 0 1 1 1 1 1 0 0 1 0 0 0 1 0 1
RESET SIGN EXTENSION MODE	RSXM 1 0 1 1 1 1 1 0 0 1 0 0 0 1 1 0
SET SIGN EXTENSION MODE	SSXB 1 0 1 1 1 1 1 0 0 1 0 0 0 1 1 1
SET XF PIN LOW	RXF 1 0 1 1 1 1 1 0 0 1 0 0 0 1 0 0

PLC 42441  
09/662,228

SET XF PIN HIGH	SXF	1 0 1 1 1 1 1 0 0 1 0 0 1 1 0 1
RESET CARRY	RC	1 0 1 1 1 1 1 0 0 1 0 0 1 1 1 0
SET CARRY	SC	1 0 1 1 1 1 1 0 0 1 0 0 1 1 1 1
RESET TC BIT	RTC	1 0 1 1 1 1 1 0 0 1 0 0 1 1 1 0
SET TC BIT	STC	1 0 1 1 1 1 1 0 0 1 0 0 1 1 1 1
RESET HOLD MODE	RHM	1 0 1 1 1 1 1 0 0 1 0 0 1 0 0 0
SET HOLD MODE	SHM	1 0 1 1 1 1 1 0 0 1 0 0 1 0 0 1
STORE PRODUCT IN BPR	SPB	1 0 1 1 1 1 1 0 0 1 0 0 1 1 0 0
LOAD PRODUCT FROM BPR	LPB	1 0 1 1 1 1 1 0 0 1 0 0 1 1 0 1
<b>LONG IMMEDIATES</b>		
MULTIPLY LONG IMMEDIATE BY TREG0	MRKL	1 0 1 1 1 1 1 0 1 0 0 0 0 0 0 0
AND WITH ACC LONG IMMEDIATE	ANDK	1 0 1 1 1 1 1 0 1 0 0 0 0 0 1 0
OR WITH ACC LONG IMMEDIATE	ORK	1 0 1 1 1 1 1 0 1 0 0 0 0 1 0 1
XOR WITH ACCUMULATOR LONG IMMEDIATE	XORK	1 0 1 1 1 1 1 0 1 0 0 0 0 1 1 0
REPEAT NEXT INST SPECIFIED BY LONG IMMEDIATE RPTR	RPTR	1 0 1 1 1 1 1 0 1 0 0 0 1 0 0 1
CLEAR ACC/PREG AND REPEAT NEXT INST LONG IMM RPTZ	RPTZ	1 0 1 1 1 1 1 0 1 0 0 0 1 0 1 0
BLOCK REPEAT	RPTB	1 0 1 1 1 1 1 0 1 0 0 0 1 1 0 1
SET PREG SHIFT COUNT	SPN	1 0 1 1 1 1 1 0 0 P N 0 0 0 0
LOAD ARP IMMEDIATE	LARP	1 0 1 1 1 1 1 0 0 A R P 0 0 1 0
COMPARE AR WITH CMPR	CMPR	1 0 1 1 1 1 1 0 0 A R X 0 1 0 0
LOAD AR LONG IMMEDIATE	LRK	1 0 1 1 1 1 1 0 A R X 0 1 0 1 1 1 1 1 1 1 1 1 1 1
BARREL SHIFT ACC RIGHT	BSAR	1 0 1 1 1 1 1 S H I F T 1 0 0 0
LOAD ACC LONG IMMEDIATE WITH SHIFT	LALK	1 0 1 1 1 1 1 S H F T 1 0 0 1 1 1 1 1 1 1 1 1 1 1 1
ADD TO ACC LONG IMMEDIATE WITH SHIFT	AOLK	1 0 1 1 1 1 1 S H F T 1 0 1 0 1 1 1 1 1 1 1 1 1 1 1
SUBTRACT FROM ACC LONG IMMEDIATE WITH SHIFT	SBLK	1 0 1 1 1 1 1 S H F T 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1
AND WITH ACC LONG IMMEDIATE WITH SHIFT	ANDS	1 0 1 1 1 1 1 S H F T 1 1 0 0 1 1 1 1 1 1 1 1 1 1 1
OR WITH ACC LONG IMMEDIATE WITH SHIFT	ORS	1 0 1 1 1 1 1 S H F T 1 1 0 1 1 1 1 1 1 1 1 1 1 1 1
XOR WITH ACC LONG IMMEDIATE WITH SHIFT	XORS	1 0 1 1 1 1 1 S H F T 1 1 1 0 1 1 1 1 1 1 1 1 1 1 1
MULTIPLY TREG0 BY 13-BIT IMMEDIATE	MPYK	1 1 0 1 1 1 1 1 1 1 1 1 1 1 1 1
BRANCH CONDITIONAL	Bcond	1 1 1 0 0 0 T P Z L V C Z L V C A A A A A A A A A A A A A A
EXECUTE NEXT TWO INST ON CONDITION	XC	1 1 1 0 0 1 T P Z L V C Z L V C A A A A A A A A A A A A A A
CALL CONDITIONAL	CC	1 1 1 0 1 0 T P Z L V C Z L V C A A A A A A A A A A A A A A
RETURN CONDITIONAL	RETC	1 1 1 0 1 1 T P Z L V C Z L V C A A A A A A A A A A A A A A
BRANCH CONDITIONAL DELAYED	BcondD	1 1 1 1 0 0 T P Z L V C Z L V C A A A A A A A A A A A A A A
EXECUTE NEXT TWO INST CONDITIONAL DELAYED	ECD	1 1 1 1 0 1 T P Z L V C Z L V C A A A A A A A A A A A A A A
CALL CONDITIONAL DELAYED	CCD	1 1 1 1 1 0 T P Z L V C Z L V C A A A A A A A A A A A A A A
RETURN CONDITIONAL DELAYED	RTCD	1 1 1 1 1 1 T P Z L V C Z L V C A A A A A A A A A A A A A A

09/662, 228

BRANCH, CALL and RETURN INSTRUCTIONS

es

--

1. Delayed instructions reduce overhead by not necessitating flushing of the pipeline as non-delayed branches do. For example, the two (single-word) instructions following a delayed branch are executed before the branch is taken.
2. All meaningful combinations of the 8 conditions listed below are supported for conditional instructions:

Condition	representation in source
1) ACC=0	(EQ)
2) ACC<>0	(NEQ)
3) ACC<0	(LT)
4) ACC>0	(GT)
5) OV=0	(NOV)
6) OV=1	(OV)
7) C=0	(C)
8) C=1	(NC)

For example, execution of the following source statement results in a branch if the accumulator contents are less than or equal to zero and the carry bit is set:

BconD LEQ,C

Note that the conditions associated with B10Z, B8Z, BBNZ, BANZ, and BAZD are not combinations of the conditions listed above.

## BIT MANIPULATION INSTRUCTIONS

-----

XPL	EXCLUSIVE OR DBMR with data value
OPL	OR DBMR with data value
APL	AND DBMR with data value
CPL	if (data value = DBMR) then TC:=1
;	
XPLK	EXCLUSIVE OR long immediate constant with data value
OPLK	OR long immediate constant with data value
APLK	AND long immediate constant with data value
CPLK	if (long immediate constant = data value) then TC:=1
SPLK	store long immediate constant in data memory
;	
BIT	TC:=bit[4-bit immediate constant] of data value
BITT	TC:=bit[<TREG2>] of data value

## Notes

-----

- 1) Note that the result of a logic operation performed by the PLU is written directly back into data memory, thus not disrupting the contents of the accumulator.

09/662,228

## INSTRUCTIONS INVOLVING ACC8, BPR

### loads/stores

SACR	store ACC in ACC8 unconditionally
CRGT	if (ACC>ACCB) then store ACC in ACC8 <i>else ACCB → ACC</i>
CRLT	if (ACC<ACCB) then store ACC in ACC8 <i>else ACCB → ACC</i>
EXAR	exchange ACC with ACC8
LACR	load ACC from ACC8
SPB	copy product register to BPR
LPR	copy BPR to product register
LBPR	load accumulator with BPR contents

### Additions/subtractions

ADDR	add ACC8 to ACC
ADCR	add ACC8 to ACC with carry
SUBR	subtract ACC8 from ACC
SBBR	subtract ACC8 from ACC with borrow
ABPR	add BPR to accumulator contents
SBPR	subtract BPR from accumulator contents

### Logic operations

ANDR	and ACC8 with ACC
ORR	OR ACC8 with ACC
XORR	exclusive-or ACC8 with ACC